1	REMARKS
2	
3	Claims 1-17 have been presented in the above-
4	identified U.S. Patent Application.
5	
6	Claim 5, 6, and 11-13 have been withdrawn as being
7	directed to non-elected subject matter.
8	
9	Claim 1, 3, 4, 7, 8, 14 and 15 have been amended by
0	this Amendment A.
1	
2	Claim 2 has been cancelled.
3	
4	Claims 1, 3, 4, 7-10, and $14-17$ are in the Application
5	and reconsideration of the Application is hereby
6	respectfully requested.
7	
8	Referring to Page 2 of the Office Action, Claims 5, 6,
9	and 11-13 have been withdrawn without traverse by
20	Applicant's attorney. As indicated in Paragraph 1 of the
21	Office Action, Claims 1-4, 7-10, and 14-17 remain in the
22	Application.
23	
24	Referring to Paragraph 4 of the Office Action, the
25	Drawings have been objected to. Transmitted herewith are
26	Replacement Drawings including the labeling of Fig. 1 as
27	PRIOR ART.
28	
29	Referring to Paragraph 5, Claims 1, 7, and 14 have
80	been objected to because of Claim informalities kindly

180542 TI-34618 Page 9

pointed out by Examiner. The cited informalities have been corrected by this Amendment A. Therefore, objection to 2 Claims 1, 7, and 14 because of the cited informalities has 3 been answered by amendment. 4 5 Referring to Paragraph 6 of the office Action, Claims 6 2, 4, and 8 have been rejected under 35 U.S.C. 112, second 7 paragraph because of cited ambiguities. By this Amendment 8 A, the cited ambiguities have been corrected. Therefore, 9 rejection of Claims 2, 4, and 8 under 35 U.S.C 112, second 10 paragraph, has been answered by amendment. 11 12 Referring to Paragraph 7 of the Office Action, Claims 13 1-4, 7-10 and 14-17 have been rejected under 35 U.S.C. 14 102(b) as being anticipated by U.S. PN: 5,490,155 issued in 15 the name of Abdoo et al, here-in-after referred to as 16 Abdoo. The Abdoo reference is essentially an elaborate 17 description of Fig. 1, i.e., the prior art. For example, 18 on Page 10 of the Office Action, Examiner states "an 19 interrupt request (IRQ) signal indicating that a correctable error has occurred (see col.11, lines 62-67)." 21 This quotation refers to a correctable error in a signal 22 group that is detected by the error checking and correction 23 unit and can be corrected by the well known methods of the 24 error checking and correction techniques, a prior art 25 capability. In contradistinction, the present invention 26 relates to the correction of the storage element itself in 27 which the error signal is generated by reason of a failing 28

180542 TI-34618 Page 10

bit. Note that there are a variety of failing bits memory

locations in the prior art. The present disclosure

29

30

locations. These types of failing bit locations can be 2 corrected by altering the physical properties, e.g. as 3 flash memory locations. 4 5 Referring to Claim 1, an independent Claim of the 6 Application, (and Claims 3 and 4 depending there from), 7 Claim 1 has been amended to be consistent with the 8 disclosure found in the description of Specification. In 9 particular, the amendments to Claim 1 emphasize that a 10 correctable location in the memory itself, has been 11 identified and can be correctable. Referring to the 12 Summary of the Invention, "When the central processing 13 unit can be interrupted, the central processing unit 14 restores the location in main memory where the error 15 originated based on the stored address and location." 16 Thus, the amendments to Claim 1 emphasize the invention 17 that is sought to be protected. Without these amendments, 18 the ambiguity exists that what is being described is the 19 correction of an error in the signal group instead of the correction of the memory location storing the signal bit 21 and generating the identified error. If the correction of 22 a signal was meant, then the Claim, as filed would read on 23 the prior art as described in the section of the 24 application entitled Description of the Prior Art. In 25 addition, the dependent Claims 3 and 4 make sense only in 26 terms of the disclosure in the Specification regarding the 27 correction of a failing bit memory location. Therefore, 28 rejection of Claims 1, 3, and 4 under 35 U.S.C. 102(b) as 29 being anticipated by Abdoo is respectfully traversed. 30

discusses only failing bit locations in non-volatile memory

180542 TI-34618 Page 11

Referring to Claim 7, an independent Claim of the Application (and Claims 8-19 depending there from), this Claim has been amended, once again, to avoid ambiguity in 3 the language that might confuse correction of a bit in a 4 group of signals retrieved from a memory unit with the 5 correction of a failing memory location causing the error 6 signal. The inclusion of "location" in Claim 7 is a 7 reflection of the use of the term "memory location" in 8 dependent Claim 8. Referring to dependent Claim 9, the 9 description found therein is understandable only in terms 10 of the correction of non-volatile memory units. 11 description of the Claims in terms of the Abdoo reference 12 is interpreting the Claims in view of the prior art 13 described in the Application. The Abdoo reference nowhere 14 describes the restoration of a memory cell once the memory 15 cell has failed. Consequently, rejection of Claims 7-10 16 under 35 U.S.C. 102(b) as being anticipated by Abdoo is 17 respectfully traversed. 18

19

Referring to Claim 14 (and Claims 15-17 depending there from), claim 14 describes, inter alia, "the error 21 apparatus generating a restore signal when the error is 22 consistent with a failing bit location" and "a flag 23 apparatus storing the associated correction pattern and the 24 associated address in response to the restore signal". 25 These limitations can be understood only when read in the 26 context of the Specification. The context of the 27 Specification clearly indicates that the correction pattern 28 and the restore signal relate to the restoration of a 29 failing bit memory location and not to the prior art 30

180542 TI-34618 Page 12

- 1 technique of error checking and correction wherein only an
- 2 erroneous signal in a signal group is changed, the memory
- 3 location is not affected. Claim 15, as amended,

.

- 4 specifically refers to the correction of a memory location.
- 5 Claim 16 specifically refers to the technique for
- 6 correcting a non-volatile memory location described in the
- 7 Specification. Thus, Claim 14 and Claims dependent there
- 8 from are believed to protect a different invention from the
- 9 invention described by the Abdoo reference, a reference
- 10 which discloses the prior art technology of the volatile
- 11 memory. Therefore, rejection of Claims 14-17 under 35
- U.S.C. 102(b) over Abdoo is respectfully traversed.

13

14

15

## CONCLUSION

2

In view of the foregoing discussion and the foregoing

- 4 amendments, it is believed that Claims 1, 3, 4, 7-10, and
- 5 14-17 are now in condition for allowance and allowance of
- 6 Claims 1, 3, 4, 7-10, and 14-17 is respectfully requested.
- 7 Applicant(s) hereby respectfully request a timely Notice of
- 8 Allowance be issued for this Application.

Respectfully submitted,

William W. Holloway

Attorney for Applicant(s)

Reg. No. 26,182

Texas Instruments Incorporated PO Box 655474, MS 3999

Dallas, TX 75265

(281) 274-4064

Dated: